An 8-bit 50-MS/s CMOS DIGITAL-ANALOG CONVERTER
نویسندگان
چکیده
In this paper a new 8-bit 50-Msample/s CMOS digital-to-analog converter (DAC) is presented. The circuit employs 9 operational transconductance amplifiers (OTAs) and CMOS transistors as switching circuit. The proposed DAC is simulated using SPICE simulation program with 3μm CMOS technology. Simulation results shows verify good performance of the circuit.
منابع مشابه
An 8-bit 800- μħbox W 1.23-MS/s Successive Approximation ADC in SOI CMOS
We report on an 8-bit successive approximation analog-to-digital converter (SA-ADC) that was designed and fabricated in 0.5m silicon on sapphire CMOS technology. The SA-ADC is capable of 32-MHz operation, providing 1.23-MS/s conversion rates, and consumes 800 W at 3.3-V supply. The lack of substrate parasitic capacitances enables the use of small-area capacitors and reduces the noise coupling t...
متن کامل10-bit, 125 MS/s, 40 mW Pipelined ADC in 0.18 μm CMOS
This paper presents a 10-bit, 125 MS/s CMOS pipelined analog-to-digital converter (ADC). The power consumption of this ADC is just 40 mW at a supply voltage of 1.8 V, which is less than half that of other ADCs with an equivalent sampling rate. Low power consumption is achieved by using a flip-around digital-to-analog converter (FADAC) that reduces the power consumption of the front-end circuit ...
متن کاملA 300-MS/s 14-bit Digital-to-Analog Converter in Logic CMOS
We describe a floating-gate trimmed 14-bit 300-MS/s current-steered digital-to-analog converter (DAC) fabricated in 0.25and 0.18m CMOS logic processes. We trim the static integral nonlinearity to 0.3 least significant bits using analog charge stored on floating-gate pFETs. The DAC occupies 0.44 mm of die area, consumes 53 mW at 250 MHz, allows on-chip electrical trimming, and achieves better th...
متن کاملDesign and Implementation of Sub Modules of Successive Approximation Register A/D Converter
Abstract — This paper describes the implementation of a 8-bit 50 MS/s SAR ADC using 180nm TSMC CMOS VLSI Process in Mentor Graphics. Here main building blocks of SAR ADC lik e comparator, sample and hold, SAR Register and DAC are implemented. The supply voltage for this SAR ADC is ±1.8 V. The simulation result shows speed of 50 MHz achieved with input frequency of 1 MHz and power dissipation of...
متن کاملAn energy-efficient reconfigurable analog-to-digital converter for orthopedic implants
This paper presents a pipelined analog to digital converter (ADC) with reconfigurable resolution and sampling rate for biomedical applications. Significant power saving is achieved by turning off the sample-andhold stage and the first two pipeline stages of the ADC instead of turning off the last two stages. The reconfiguration scheme allows having three modes of operation with variable resolut...
متن کامل